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Summary: This paper reports on fabrication and design considerations of an integrated folded shorted-
patch chip-size antenna for applications in short-range wireless microsystems and operating frequency 
of 5.7 GHz. Antenna fabrication is based on wafer-level chip-scale packaging (WLCSP) techniques 
and consists of two adhesively bonded glass wafers with patterned metallization and through-wafer 
electrical interconnects. Two different fabrication options based on via formation in glass substrates 
using excimer laser ablation or powder blasting are presented. 
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1 Introduction 
Monolithic solutions to small-size distributed 
systems equipped with short-range wireless 
communication capabilities will highly be facilitated 
if cheap and easy-to-use ‘on-chip’ or ‘in-package’ 
solutions would be available. A chip-size antenna is 
the key element in order to obtain a fully integrated 
wireless microsystem on a single chip. On-chip 
integration requires the antenna to be small and to be 
realised on a low-loss substrate compatible with 
integrated circuits operation and fabrication [1, 2]. A 
folded shorted-patch antenna (FSPA) can be used as a 
compact solution for the on-chip antenna integration 
[3]. Due to its rather complicated structure, its 
implementation is not trivial. In this paper, design and 
process considerations for on-chip implementation of 
an FSPA are presented. 
2 Antenna Design 
The proposed, on-chip integrated, folded short-
patch antenna is shown in Fig. 1. It consists of three 
horizontal metal sheets that are electrically connected 
by two vertical metal walls. All this is embedded in a 
dielectric substrate having certain electrical 
permittivity and dielectric losses. These two 
parameters together with the antenna geometry and its 
actual dimensions will determine its radiation 
characteristics and overall performance. 
For the best performance, the metal sheets should 
have minimum resistivity and the dielectric should be 
a low-loss material with high electrical permittivity. 
This allows achieving small antenna dimensions and 
high efficiency.  
At frequencies above 1 GHz, glass becomes a very 
attractive option. Its main advantages are low losses, 
reasonable εr, availability in a form of wafers with any 
required thickness and diameter, and last but not least 
low cost. There is also sufficient experience in 
processing of glass wafers from MEMS and WLCSP 
applications [4]. 
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Fig. 1: Proposed folded shorted-patch antenna. 
An FSPA can be realised as a stack of two glass 
wafers with patterned metal layers and through-wafer 
interconnects in the form of metallized vias. High 
antenna efficiency requires thicker substrates (>300 
µm) and therefore high aspect ratio vias in glass are 
required.  
Fig. 2 shows return loss of the proposed FSPA, 
considering the use of two stacked, 500 µm thick 
Corning Pyrex #7740 glass substrates and dimensions 
of 4.5x4x1 mm3. The simulated radiation efficiency of 
60 % and bandwidth of 50 MHz at -10 dB return loss 
have been achieved. The predicted far-field radiation 
diagrams (Fig. 3) shows that the power is being 
mainly radiated upwards and the antenna interference 
with backside devices is minimized. 
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Fig. 2: Simulated return loss of the FSPA. 
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Fig. 3: Simulated co-polar far-field gain patterns for FSPA 
operating at 5.695 GHz. 
3 Fabrication 
We have proposed and currently investigate two 
different fabrication options for realization of an on-
chip integrated FSPA. Both are based on WLCSP 
techniques and are schematically shown in Fig. 4. The 
first one is based on laser drilling of high aspect ratio 
vias in glass with subsequent electroless plating and 
patterning of the bottom and middle Cu layers, 
followed by glass-to-glass adhesive bonding. The 
second fabrication option starts with deposition and 
patterning of Cu layer on a glass wafer followed by 
adhesive bonding to the upper glass wafer. The 
encapsulated middle Cu patch is then reached by 
powder blasting followed by plating and patterning of 
the bottom Cu layer. In both cases, the fabrication 
sequence continues by bonding to a temporary carrier 
and a V-groove trenching using shaped dicing blade 
[5]. Finally the upper Cu layer is deposited and 
patterned. The processing sequence is completed by 
singulation into individual dies by dicing.  
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Fig. 4: Schematic fabrication sequence using laser 
ablated vias (left); using powder blasted vias (right). 
3.1 Laser ablation 
Glass starts to loose its transparency in the UV 
region and therefore excimer lasers are needed for 
glass ablation to form through wafer vias. Due to the 
limitations of the focusing system, direct ablation of 
the required pattern is not possible and an 
intermediate hard mask between the laser beam and 
glass wafer was required. Fig. 5a shows SEM 
photograph of 80 µm diameter vias formed in a 
500 µm thick glass wafer using a 193 nm excimer 
laser. Note that no protection layer has been applied 
and therefore contamination on the wafer surface 
resulting from the ablation process is clearly visible. 
 
 (a) (b) 
Fig. 5: SEM picture of (a) 80 µm circular vias in a 500 µm 
glass substrate fabricated using a 193 nm excimer laser; (b) 
cross-section of a 200 µm diameter powder-blasted via.  
3.2 Powder blasting 
Powder blasting is a widely used method in glass 
processing. Its main disadvantage is that the typical 
side-wall slope is about 75° which results in rather 
limited achievable aspect ratio of powder-blasted vias 
of ~2.5:1. Fig. 5b shows a cross sectional SEM 
photograph of a powder-blasted, 200 µm diameter via 
in a 240 µm thick substrate. 
4 Conclusions 
This work demonstrates that folded shorted-patch 
antennas operating at 5-6 GHz are feasible using 
WLSCP techniques and suitable for microsystems 
aiming wireless short-range links. A folded shorted-
patch antenna was designed and possible fabrication 
options were analysed. 
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